Verilog::Netlist::Defparam(3pm)

1Netlist::Defparam(3)  User Contributed Perl Documentation Netlist::Defparam(3)
2
3
4

NAME

6       Verilog::Netlist::Defparam - Defparam assignment
7

SYNOPSIS

9         use Verilog::Netlist;
10
11         ...
12         foreach my $cont ($module->statements)
13           print $cont->name;
14

DESCRIPTION

16       A Verilog::Netlist::Defparam object is created by Verilog::Netlist for
17       every defparam in the current module.
18

ACCESSORS

20       See also Verilog::Netlist::Subclass for additional accessors and
21       methods.
22
23       $self->keyword
24           Keyword used to declare the assignment.  Currently "defparam" is
25           the only supported value.
26
27       $self->lhs
28           Left hand side of the assignment.
29
30       $self->module
31           Pointer to the module the cell is in.
32
33       $self->netlist
34           Reference to the Verilog::Netlist the cell is under.
35
36       $self->rhs
37           Right hand side of the assignment.
38

MEMBER FUNCTIONS

40       See also Verilog::Netlist::Subclass for additional accessors and
41       methods.
42
43       $self->dump
44           Prints debugging information for this cell.
45

DISTRIBUTION

47       Verilog-Perl is part of the <http://www.veripool.org/> free Verilog EDA
48       software tool suite.  The latest version is available from CPAN and
49       from <http://www.veripool.org/verilog-perl>.
50
51       Copyright 2000-2019 by Wilson Snyder.  This package is free software;
52       you can redistribute it and/or modify it under the terms of either the
53       GNU Lesser General Public License Version 3 or the Perl Artistic
54       License Version 2.0.
55

AUTHORS

57       Wilson Snyder <wsnyder@wsnyder.org>
58