1CXL-ENABLE-REGION(1) CXL-ENABLE-REGION(1)
2
3
4
6 cxl-enable-region - enable specified region(s).
7
9 cxl enable-region <region> [<options>]
10
12 A CXL region is composed of one or more slices of CXL memdevs, with
13 configurable interleave settings - both the number of interleave ways,
14 and the interleave granularity.
15
17 # cxl enable-region all
18 enabled 2 regions
19
21 -b, --bus=
22 Restrict the operation to the specified bus.
23
24 -d, --decoder=
25 The root decoder to limit the operation to. Only regions that are
26 children of the specified decoder will be acted upon.
27
28 --debug
29 Turn on additional debug messages including library debug.
30
32 Copyright © 2016 - 2022, Intel Corporation. License GPLv2: GNU GPL
33 version 2 http://gnu.org/licenses/gpl.html. This is free software: you
34 are free to change and redistribute it. There is NO WARRANTY, to the
35 extent permitted by law.
36
38 linkcxl:cxl-list[1], linkcxl:cxl-disable-region[1]
39
40
41
42 08/03/2023 CXL-ENABLE-REGION(1)