1VERMIN(1)                     Verilog Compilation                    VERMIN(1)
2
3
4

NAME

6       vermin - Parses and processes Verilog HDL files
7

SYNTAX

9       vermin [VERILOGFILE]... [option]...
10

DESCRIPTION

12       Parses  Verilog  HDL files for use by other tools.  The Verilog grammar
13       used is 1364-1995.
14

OPTIONS

16       -h[elp]
17              Prints out help screen.
18
19       -emitmono fname
20              Emit monolithic (parser view of) file to fname.
21
22       -emitstems
23              Emit source code stems to stdout.
24
25       -emitvars
26              Emit source code variables to stdout.
27
28       -Dx=y  Equivalent to `define X Y in source.
29
30       +define+x=y
31              Equivalent to `define X Y in source.
32
33       +incdir+dirname
34              Add dirname to include search path.
35
36       +libext+ext
37              Add ext to filename when searching for files.
38
39       -pragma name
40              Add name (synopsys, verilint, vertex) to accepted pragmas.  Note
41              that  "vertex"  is  for  legacy reasons; the executable name has
42              since changed to avoid name clashes with an existing 3D modeling
43              program.
44
45       -y dirname
46              Add directory dirname to source input path.
47
48       -yi dirname
49              Add  directory  dirname  to  source input path (case insensitive
50              search).
51
52       -f filename
53              Insert args from filename.  Does not work recursively.
54

EXAMPLES

56       The following indicates that the library extension is .v and  that  the
57       include directory is the current working directory and that the library
58       directory is also the current working directory.  Stems  generation  is
59       enabled  to  generate  a  stems file for use with other tools.  Various
60       compile-time defines are also defined on the command line.
61
62       vermin XYZ450AC6V1.v -emitstems -y . +incdir+.  +libext+.v  -DUTLB_Out‐
63       putData=0 -D__PORTALS_VERILOG__
64

AUTHORS

66       Anthony Bybell <bybell@nc.rr.com>
67

SEE ALSO

69       rtlbrowse(1) gtkwave(1)
70
71
72
73Anthony Bybell                       0.1.1                           VERMIN(1)