1Perlilog(3)           User Contributed Perl Documentation          Perlilog(3)
2
3
4

NAME

6       Perlilog - Verilog environment and IP core handling in Perl
7

SYNOPSIS

9         use Perlilog;
10

DESCRIPTION

12       The project is extensively documented in Perlilog's user guide, which
13       can be downloaded at the project's home page,
14       <http://www.opencores.org/perlilog/>, or at my own:
15       <http://www.billauer.co.il/perlilog.html>.
16
17       In wide terms, Perlilog is a Perl environment for Verilog code
18       manipulation. It supplies the Perl programmer with several strong tools
19       for managing Perl modules and connecting between them.
20
21       Originally, Perlilog was intended for integration of Verilog IP cores,
22       but it's useful for the following tasks as well:
23
24       ·   Scripts that generate Verilog code automatically
25
26       ·   "Hook-up" of modules: Assigning pins, connecting to ASIC pads, etc.
27
28       ·   Automatic generation of buses and bus controllers, with a variable
29           number of members and parametrized arbitration rules
30
31       ·   Automatic generation of bridges when needed to interface between
32           different bus protocols
33

ACKNOWLEDGEMENTS

35       This project would not exist without the warm support of Flextronics
36       Semiconductors in Israel, and Dan Gunders in particular.
37

AUTHOR

39       Eli Billauer, <elib@flextronics.co.il>
40

SEE ALSO

42       The Perlilog project's home page: <http://www.opencores.org/perlilog/>
43
44       The author's home page: <http://www.billauer.co.il/>
45
46       The Eobj project: <http://www.billauer.co.il/eobj.html>
47
48
49
50perl v5.12.0                      2003-11-11                       Perlilog(3)