1Parser(3)             User Contributed Perl Documentation            Parser(3)
2
3
4

NAME

6       Hardware::Verilog::Parser - A complete grammar for parsing Verilog code
7       using perl
8

SYNOPSIS

10         use Hardware::Verilog::Parser;
11         $parser = new Hardware::Verilog::Parser;
12
13         $parser->Filename(@ARGV);
14

DESCRIPTION

16       This module defines the complete grammar needed to parse any Verilog
17       code.  By overloading this grammar, it is possible to easily create
18       perl scripts which run through Verilog code and perform specific
19       functions.
20
21       For example, a Hierarchy.pm uses Hardware::Verilog::Parser to overload
22       the grammar rule for module instantiations. This single modification
23       will print out all instance names that occur in the file being parsed.
24       This might be useful for creating an automatic build script, or a
25       graphical hierarchical browser of a Verilog design.
26
27       This module is currently in alpha release. All code is subject to
28       change.  Bug reports are welcome.
29
30       DSLI information:
31
32       D - Development Stage
33
34               a - alpha testing
35
36       S - Support Level
37
38               d - developer
39
40       L - Language used
41
42               p - perl only, no compiler needed, should be platform independent
43
44       I - Interface Style
45
46               O - Object oriented using blessed references and / or inheritance
47

AUTHOR

49       Copyright (C) 2000 Greg London   All Rights Reserved.
50
51       This program is free software; you can redistribute it and/or modify it
52       under the same terms as Perl itself.
53
54       email contact: greg42@bellatlantic.net
55

SEE ALSO

57       Parse::RecDescent, version 1.77
58
59       perl(1).
60
61
62
63perl v5.30.0                      2019-07-26                         Parser(3)