1TBLGEN(1)                            LLVM                            TBLGEN(1)
2
3
4

NAME

6       tblgen - Target Description To C++ Code Generator
7

SYNOPSIS

9       tblgen [options] [filename]
10

DESCRIPTION

12       tblgen  translates  from  target  description (.td) files into C++ code
13       that can be included in the definition of an LLVM target library.  Most
14       users  of  LLVM  will  not  need  to  use this program.  It is only for
15       assisting with writing an LLVM target backend.
16
17       The input and output of tblgen is beyond the scope of this short intro‐
18       duction; please see the introduction to TableGen.
19
20       The  filename argument specifies the name of a Target Description (.td)
21       file to read as input.
22

OPTIONS

24       -help  Print a summary of command line options.
25
26       -o filename
27              Specify the output file name.  If filename  is  -,  then  tblgen
28              sends its output to standard output.
29
30       -I directory
31              Specify  where to find other target description files for inclu‐
32              sion.  The directory value should be a full or partial path to a
33              directory that contains target description files.
34
35       -asmparsernum N
36              Make -gen-asm-parser emit assembly writer number N.
37
38       -asmwriternum N
39              Make -gen-asm-writer emit assembly writer number N.
40
41       -class className
42              Print the enumeration list for this class.
43
44       -print-records
45              Print all records to standard output (default).
46
47       -dump-json
48              Print a JSON representation of all records, suitable for further
49              automated processing.
50
51       -print-enums
52              Print enumeration values for a class.
53
54       -print-sets
55              Print expanded sets for testing DAG exprs.
56
57       -gen-emitter
58              Generate machine code emitter.
59
60       -gen-register-info
61              Generate registers and register classes info.
62
63       -gen-instr-info
64              Generate instruction descriptions.
65
66       -gen-asm-writer
67              Generate the assembly writer.
68
69       -gen-disassembler
70              Generate disassembler.
71
72       -gen-pseudo-lowering
73              Generate pseudo instruction lowering.
74
75       -gen-dag-isel
76              Generate a DAG (Directed Acycle Graph) instruction selector.
77
78       -gen-asm-matcher
79              Generate assembly instruction matcher.
80
81       -gen-dfa-packetizer
82              Generate DFA Packetizer for VLIW targets.
83
84       -gen-fast-isel
85              Generate a "fast" instruction selector.
86
87       -gen-subtarget
88              Generate subtarget enumerations.
89
90       -gen-intrinsic-enums
91              Generate intrinsic enums.
92
93       -gen-intrinsic-impl
94              Generate intrinsic implementation.
95
96       -gen-tgt-intrinsic
97              Generate target intrinsic information.
98
99       -gen-enhanced-disassembly-info
100              Generate enhanced disassembly info.
101
102       -version
103              Show the version number of this program.
104

EXIT STATUS

106       If tblgen succeeds, it will  exit  with  0.   Otherwise,  if  an  error
107       occurs, it will exit with a non-zero value.
108

AUTHOR

110       Maintained by The LLVM Team (http://llvm.org/).
111

113       2003-2020, LLVM Project
114
115
116
117
1187                                 2020-08-01                         TBLGEN(1)
Impressum