1Parser(3)             User Contributed Perl Documentation            Parser(3)
2
3
4

NAME

6       Hardware::Vhdl::Parser - A complete grammar for parsing VHDL code using
7       perl
8

SYNOPSIS

10         use Hardware::Vhdl::Parser;
11         $parser = new Hardware::Vhdl::Parser;
12
13         $parser->Filename(@ARGV);
14

DESCRIPTION

16       This module defines the complete grammar needed to parse any VHDL code.
17       By overloading this grammar, it is possible to easily create perl
18       scripts which run through VHDL code and perform specific functions.
19
20       For example, a Hierarchy.pm uses Hardware::Vhdl::Parser to overload the
21       grammar rule for component instantiations. This single modification
22       will print out all instance names that occur in the file being parsed.
23       This might be useful for creating an automatic build script, or a
24       graphical hierarchical browser of a VHDL design.
25
26       This module is currently in Beta release. All code is subject to
27       change.  Bug reports are welcome.
28
29       DSLI information:
30
31       D - Development Stage
32
33               a - alpha testing
34
35       S - Support Level
36
37               d - developer
38
39       L - Language used
40
41               p - perl only, no compiler needed, should be platform independent
42
43       I - Interface Style
44
45               O - Object oriented using blessed references and / or inheritance
46

AUTHOR

48       Copyright (C) 2000 Greg London   All Rights Reserved.
49
50       This program is free software; you can redistribute it and/or modify it
51       under the same terms as Perl itself.
52
53       email contact: greg42@bellatlantic.net
54

SEE ALSO

56       Parse::RecDescent version 1.77
57
58       perl(1).
59
60
61
62perl v5.32.1                      2021-01-27                         Parser(3)