1PERF-LIST(1)                      perf Manual                     PERF-LIST(1)
2
3
4

NAME

6       perf-list - List all symbolic event types
7

SYNOPSIS

9       perf list
10

DESCRIPTION

12       This command displays the symbolic event types which can be selected in
13       the various perf commands with the -e option.
14

RAW HARDWARE EVENT DESCRIPTOR

16       Even when an event is not available in a symbolic form within perf
17       right now, it can be encoded in a per processor specific way.
18
19       For instance For x86 CPUs NNN represents the raw register encoding with
20       the layout of IA32_PERFEVTSELx MSRs (see [Intel® 64 and IA-32
21       Architectures Software Developer’s Manual Volume 3B: System Programming
22       Guide] Figure 30-1 Layout of IA32_PERFEVTSELx MSRs) or AMD’s
23       PerfEvtSeln (see [AMD64 Architecture Programmer’s Manual Volume 2:
24       System Programming], Page 344, Figure 13-7 Performance Event-Select
25       Register (PerfEvtSeln)).
26
27       Example:
28
29       If the Intel docs for a QM720 Core i7 describe an event as:
30
31           Event  Umask  Event Mask
32           Num.   Value  Mnemonic    Description                        Comment
33
34           A8H      01H  LSD.UOPS    Counts the number of micro-ops     Use cmask=1 and
35                                     delivered by loop stream detector  invert to count
36                                                                        cycles
37
38       raw encoding of 0x1A8 can be used:
39
40           perf stat -e r1a8 -a sleep 1
41           perf record -e r1a8 ...
42
43       You should refer to the processor specific documentation for getting
44       these details. Some of them are referenced in the SEE ALSO section
45       below.
46

OPTIONS

48       None
49

SEE ALSO

51       perf-stat(1), perf-top(1), perf-record(1), Intel® 64 and IA-32
52       Architectures Software Developer’s Manual Volume 3B: System Programming
53       Guide[1], AMD64 Architecture Programmer’s Manual Volume 2: System
54       Programming[2]
55

NOTES

57        1. Intel® 64 and IA-32 Architectures Software Developer’s Manual
58           Volume 3B: System Programming Guide
59           http://www.intel.com/Assets/PDF/manual/253669.pdf
60
61        2. AMD64 Architecture Programmer’s Manual Volume 2: System Programming
62           http://support.amd.com/us/Processor_TechDocs/24593.pdf
63
64
65
66perf 2.6.35.14-106.fc             11/23/2011                      PERF-LIST(1)
Impressum