1STRUCT NAND_HW_CONTR(9) Structures STRUCT NAND_HW_CONTR(9)
2
3
4
6 struct_nand_hw_control - Control structure for hardware controller (e.g
7 ECC generator) shared among independent devices
8
10 struct nand_hw_control {
11 spinlock_t lock;
12 struct nand_chip * active;
13 wait_queue_head_t wq;
14 };
15
17 lock
18 protection lock
19
20 active
21 the mtd device which holds the controller currently
22
23 wq
24 wait queue to sleep on if a NAND operation is in progress used
25 instead of the per chip wait queue when a hw controller is
26 available
27
29 Thomas Gleixner <tglx@linutronix.de>
30 Author.
31
33Kernel Hackers Manual 2.6. November 2011 STRUCT NAND_HW_CONTR(9)